

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/602,730	06/25/2003	Joo-Yul Lee	6161.0063.AA	8848
58027	7590 05/30/2006		EXAMINER	
H.C. PARK & ASSOCIATES, PLC			SHERMAN, STEPHEN G	
8500 LEESBURG PIKE SUITE 7500		ART UNIT	PAPER NUMBER	
VIENNA, V	A 22182		2629	
			DATE MAILED: 05/30/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Andicontrol				
	Application No.	Applicant(s)				
Office Action Surrence	10/602,730	LEE, JOO-YUL				
Office Action Summary	Examiner	Art Unit				
	Stephen G. Sherman	2629				
The MAILING DATE of this communication appropriate for Reply	pears on the cover sheet with the c	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D  - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period  - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 136(a). In no event, however, may a reply be tir will apply and will expire SIX (6) MONTHS from the, cause the application to become ABANDONE	N. nely filed the mailing date of this communication. (D) (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 10 M	<u>//ay 2006</u> .					
	, —					
·	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims	•					
4)⊠ Claim(s) <u>1-11</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-11</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/o	or election requirement.					
Application Papers						
9) ☐ The specification is objected to by the Examine	er.					
10)⊠ The drawing(s) filed on <u>28 November 2005</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority documen 2. Certified copies of the priority documen 3. Copies of the certified copies of the priority documen application from the International Burea * See the attached detailed Office action for a list	ts have been received. ts have been received in Applicat prity documents have been receiv au (PCT Rule 17.2(a)).	ion No ed in this National Stage				
Attachment(s)  1) Notice of References Cited (PTO-892)	4) Interview Summary					
<ul> <li>2) Notice of Draftsperson's Patent Drawing Review (PTO-948)</li> <li>3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08</li> </ul>	',	Patent Application (PTO-152)				
Paper No(s)/Mail Date	6) Other:					

Application/Control Number: 10/602,730 Page 2

Art Unit: 2629

#### **DETAILED ACTION**

#### Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on the 10 May 2006 has been entered.

## Response to Arguments

2. Applicant's arguments with respect to claims 1-11 have been considered but are moot in view of the new ground(s) of rejection.

# Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the

applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. Claims 1-11 are rejected under 35 U.S.C. 102(e) as being anticipated by Roh (US 6,617,802).

The applied reference has a common assignee with the instant application.

Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

Regarding claim 1, Roh discloses a device for driving a PDP (plasma display panel) for arranging a plurality of scan electrodes and sustain electrodes to be crossed with the scan electrodes and the sustain electrodes (Figure 5, item 300 represents the plurality of scan electrodes, sustain electrodes, and the address electrodes being crossed with the scan and sustain electrodes), the device comprising:

a first switch and a second switch coupled in series between a first voltage and a second voltage (Figure 5 shows a first switch SY1 and second switch Yfr coupled in series between a first voltage Vs and a second voltage ground);

a capacitor coupled between a contact point of the first switch and the second switch and a third voltage (Figure 5 shows a capacitor Cset coupled between SY1 and Sy2 and Vset, where Vset is the third voltage);

a rising ramp switch for forming a constant current is coupled to the third voltage at a first end of the rising ramp switch (Figure 5 shows switch Yrr as being a rising ramp switch that is coupled to Vset); and

a main path switch (Figure 5, Yp is a main path switch) coupled between the contact point of the first and second switches and second end of the rising ramp switch, for forming a constant current and for generating a falling ramp waveform which is a portion of a reset waveform (Figure 5 shows a main path switch, Yp, is coupled to the second end of Yrr and the contact point between SY1 and Yfr where Yp is for forming constant current and since Yp works in conjunction with Yfr to perform the falling ramp waveform function, Yp also helps generate the falling ramp waveform.),

wherein a current path for generating the falling ramp waveform includes the main path switch and the second switch (Figure 5 shows that the current path for generating the falling ramp waveform includes Yp and Yfr.), the second switch being a sustain unit switch (Figure 5, Yfr can be called a sustain unit switch since it is a part of the scan electrode drive board 100, which contains the sustain, reset and scan units.).

Regarding claim 2, Roh discloses the device of claim 1, wherein the first voltage is a sustain voltage, the second voltage is a ground voltage, and the third voltage is a voltage that is high enough that a sum of the third voltage and the first voltage may uniformly redistribute wall charges of respective cells of the PDP (In Figure 5, the examiner interprets the first voltage as being Vs and the sustain voltage, the second voltage to be the ground connection to Sy2, and it would be inherently known to have

the third voltage high enough such that a sum of the third and first voltage would be high enough to uniformly redistribute wall charges of respective cells of the PDP).

Page 5

Regarding claim 3, Roh discloses the device of claim 1, wherein the first and second switches, the rising ramp switch, and the main path switch are MOS transistors wherein each MOS transistor has a body diode (Column 6, lines 52-54 it states: "The apparatus of claim 4, wherein the diode is a body diode, which is embedded in the respective MOSFET switch.").

**Regarding claim 4**, Roh discloses the device of claim 1, wherein each of the rising ramp switch and the main path switch includes a MOS transistor having a gate and a drain between which a capacitor is coupled (having a capacitor coupled between the gate and drain of a MOS transistor is inherent in the art).

Regarding claim 5, Roh discloses a method for driving a PDP (plasma display panel) for arranging a plurality of scan electrodes and sustain electrodes in parallel for each display line, and arranging a plurality of address electrodes to be crossed with the scan electrodes and the sustain electrodes (Figure 5 shows a method for driving a PDP, items 100, 200 and 500, having item 300 which includes the scan, sustain and address electrodes), the method comprising:

charging, to a third voltage, a capacitor having a first end selectively coupled to a first voltage and a second voltage (Figure 5 shows Vset, a third voltage, which can

charge capacitor Cset to that voltage, having Cset's first end selectively coupled to a first voltage, Vs and a second voltage being ground);

supplying the first voltage to the first end of the capacitor (In Figure 5, Vs, the first voltage, can be supplied to the first end of Cset), and

turning on a rising ramp switch for supplying a constant current to the scan electrode to make the potential of the scan electrode rise to the third voltage from the first voltage in a ramp waveform (In Figure 5, Yrr can be turned on to a supply constant current to the scan electrode),

the rising rap switch being coupled between a second end of the capacitor and the scan electrode (Figure 5 shows Yrr, the rising ramp switch, to be coupled between capacitor Cset and the scan electrode in item 300);

turning off the rising ramp switch (In Figure 5, Yrr can be turned off), and supplying the second voltage to the first end of the capacitor to control the potential of the scan electrode to a fourth voltage (In Figure 5, the ground voltage, being the second voltage, can be applied to the first end of Cset to control the potential of the scan electrode to a fourth voltage); and

turning on a main path switch (Figure 5, Yp) for supplying the constant current to the scan electrode to make the potential of the scan electrode gradually fall (In Figure 5, Yp works as the main path switch, can be turned on to supply constant current to the scan electrode to make the potential gradually fall),

the main path switch being coupled between the second voltage and the scan electrode (Figure 5 shows Yp, the main path switch, coupled between ground through switch Yfr, the second voltage, and the scan electrode, item 300),

wherein turning on the main path switch forms a current path including the main path switch and the second voltage, and generates a falling ramp waveform in the scan electrode, the second voltage being a sustain unit voltage (Figure 5, the main path switch, Yp, is turned on in conjunction with switch Yfr to form a current path which includes the main path switch and ground, and generates the falling ramp waveform in the scan electrode, where the ground voltage is a sustain unit voltage.).

Regarding claim 6, Roh discloses the method of claim 5, wherein the first voltage is a sustain voltage, the second voltage is a ground voltage, the third voltage is a voltage high enough that the sum of the third voltage and the first voltage may uniformly redistribute wall charges of respective cells of the PDP, and the fourth voltage is the third voltage (Figure 5 shows Vs, being the first voltage and the sustain voltage, the second voltage being ground, it would be inherently known to have the third voltage high enough such that a sum of the third and first voltage would be high enough to uniformly redistribute wall charges of respective cells of the PDP, and since the second voltage is ground, the fourth voltage would have to be equal to that of the third).

**Regarding claim 7**, Roh discloses the method of claim 5, wherein charging, to a third voltage, a capacitor having a first end selectively coupled to a first voltage and a

second voltage (Figure 5 shows a capacitor Cset coupled between Vs and ground and Vset, where Cset can be charged to Vset), comprises turning on a first switch coupled to the first voltage to supply the first voltage to the first end of the capacitor (Figure 5 shows a switch SY1 coupled to the first voltage Vs and can be turned on to supply Vs to the first end of Cset).

Regarding claim 8, Roh discloses the method of claim 5, wherein supplying the first voltage to the first end of the capacitor (In Figure 5, Vs, the first voltage, can be supplied to the first end of Cset), and

turning on a rising ramp switch for supplying a constant current to the scan electrode to make the potential of the scan electrode rise to the third voltage from the first voltage in a ramp waveform (In Figure 5, Yrr can be turned on to a supply constant current to the scan electrode) comprises

supplying the first voltage to the first end of the capacitor by having current flow through a charge and discharge unit coupled to a contact point of a first switch and a second switch coupled in series between the first voltage and the second voltage (In Figure 5, item 500 shows a charge and discharge unit that is coupled to the switches SY1, the first switch, and Sy2, the second switch. This item 500 could have current pass through it to supply voltage to the first end of the capacitor Cset from Vs, the first voltage).

Regarding claim 9, Roh discloses the method of claim 5, wherein

turning off the rising ramp switch (In Figure 5, Yrr can be turned off), and supplying the second voltage to the first end of the capacitor to control the potential of the scan electrode to a fourth voltage (In Figure 5, the ground voltage, being the second voltage, can be applied to the first end of Cset to control the potential of the scan electrode to a fourth voltage) comprises

turning on a second switch coupled to the second voltage to supply the second voltage to the first end of the capacitor (In Figure 5, Sy2, the second switch, could be turned on which would supply the second voltage, ground, to the first end of the capacitor).

Regarding claim 10, Roh discloses the method of claim 5, wherein turning off the rising ramp switch (In Figure 5, Yrr can be turned off), and supplying the second voltage to the first end of the capacitor to control the potential of the scan electrode to a fourth voltage (In Figure 5, the ground voltage, being the second voltage, can be applied to the first end of Cset to control the potential of the scan electrode to a fourth voltage) comprises

supplying the second voltage to the first end of the capacitor by having current flow through a charge and discharge unit coupled to a contact point of a first switch and a second switch and a second switch coupled between the first voltage and the second voltage (In Figure 5, item 500 shows a charge and discharge unit that is coupled to the switches SY1, the first switch, and Sy2, the second switch. This item 500 could have

current pass through it to supply voltage to the first end of the capacitor Cset from the second voltage, ground).

**Regarding claim 11**, Roh discloses a plasma display panel (PDP) comprising: a first substrate and a second substrate (It is inherently known that a PDP would comprise of a first and second substrate);

a plurality of scan electrodes and sustain electrodes arranged in pairs (Shown in Figure 5, item 300);

a plurality of data electrodes arranged to be crossed with the scan electrodes and the sustain electrodes (Shown in Figure 5, item 300);

a first switch and a second switch coupled in series between a first voltage and a second voltage (Figure 5 shows a first switch SY1 and second switch Yfr coupled in series between a first voltage Vs and a second voltage ground);

a capacitor coupled between a contact point of the first and second switches and a third voltage (Figure 5 shows a capacitor Cset coupled between SY1 and Sy2 and Vset, where Vset is the third voltage);

a rising ramp switch coupled to the third voltage, for forming a constant current (Figure 5 shows switch Yrr as being a rising ramp switch that is coupled to Vset); and

a main path switch (Figure 5, Yp is a main path switch) coupled between the contact point of the first and second switches and second end of the rising ramp switch, for forming a constant current and for generating a falling ramp waveform which is a portion of a reset waveform (Figure 5 shows a main path switch, Yp, is coupled to the

second end of Yrr and the contact point between SY1 and Yfr where Yp is for forming constant current and since Yp works in conjunction with Yfr to perform the falling ramp waveform function, Yp also helps generate the falling ramp waveform.),

wherein a current path for generating the falling ramp waveform includes the main path switch and the second switch (Figure 5 shows that the current path for generating the falling ramp waveform includes Yp and Yfr.), the second switch being a sustain unit switch (Figure 5, Yfr can be called a sustain unit switch since it is a part of the scan electrode drive board 100, which contains the sustain, reset and scan units.).

### Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stephen G. Sherman whose telephone number is (571) 272-2941. The examiner can normally be reached on M-F, 8:00 a.m. - 4:30 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amr Awad can be reached on (571) 272-7764. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/602,730 Page 12

Art Unit: 2629

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

SS

25 May 2006

RICHARD HJERPE SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600